This work describes a high performance and reliable deep submicrometer n-channel metal oxide semiconductor field effect transistor ͑n-MOSFET͒ with ultrathin gate oxide prepared by combining nitrogen gate electrode implantation and native-oxidefree in situ HF vapor preoxidation cleaning. The results herein reveal that the performance and reliability, including the leakage current of the ultrathin gate oxide, charge-to-breakdown, drain current, transconductance, charge pumping current, stress induced leakage current, and hot carrier reliability of n-MOSFETs are all significantly improved. The enhanced reliability and performance are attributed to the native-oxide-free process, smooth interface, and reduced incorporation of As in the gate oxide which results from HF vapor cleaning and nitrogen implantation. The reliability challenges of ultrathin gate oxide are becoming increasingly greater for deep submicrometer complementary metal oxide semiconductors ͑CMOS͒ devices.
The reliability challenges of ultrathin gate oxide are becoming increasingly greater for deep submicrometer complementary metal oxide semiconductors ͑CMOS͒ devices. 1, 2 As the gate oxide thickness scales down, causing soft breakdown and direct tunneling effects, removal of the native oxide prior to gate oxidation becomes critical. Hence, the HF vapor clean and in situ native oxide desorption process have been investigated extensive. 3, 4 The postoxidation anneal ͑POA͒ and/or oxynitridation process may enhance the trapping and hot carrier immunity properties of gate oxides by improving interface smoothness and/or increasing interfacial nitrogen concentration. 5, 6 Nitrogen implantation has recently received increasing attention in the fabrication of deep submicrometer devices. 7 Nitrogen was implanted ͑i͒ into poly-Si gates to suppress boron penetration, [8] [9] [10] [11] ͑ii͒ into junctions to improve the junction leakage, 12, 13 and ͑iii͒ into substrates to enhance n-channel metal oxide semiconductor field effect transistor ͑n-MOSFET͒ device performance. [12] [13] [14] [15] The hot carrier resistance of both n-and p-MOSFETs was also found to be capable of substantial improvement by incorporating nitrogen in the gate oxide by implanting it through a polysilicon gate. 11 This work describes a high performance and reliable deep submicrometer n-MOSFET with ultrathin gate oxide prepared by combining nitrogen gate electrode implantation and native-oxide-free in situ HF vapor preoxidation cleaning. Additional in situ HF vapor cleaning and the transfer of wafers in the closed ambient can reduce the regrowth of native oxide and improve surface roughness. Furthermore, the device will benefit from low arsenic incorporation at the oxide/silicon interface in the nitrogen implantation samples. Consequently, the performance and reliability is significantly improved, including the leakage current of ultrathin gate oxide, chargeto-breakdown (Q bd ), the drain current (I d ), transconductance (G m ), charge pumping current (I cp ), stress induced leakage current ͑SILC͒, and hot carrier reliability of n-MOSFETs with 4 nm thin gate oxides.
Experimental
The gate oxidations and polysilicon deposition were performed in the Advance 400 ͑ASM A400/3͒, a clustered system with three vertical furnaces. This clustered system was designed for continuous processes in a high purity nitrogen ambient such as in situ HF vapor cleaning, gate oxidation, and polysilicon deposition. Wafers are processed sequentially through these three modules, without exposure to air, thus obtaining native-oxide-free poly-Si/SiO 2 /Si MOS capacitors. 16 The effects of in situ HF vapor cleaning and N 2 ϩ implantation on n-MOSFET performance are discussed herein.
Before gate oxidation, the samples were cleaned using conventional RCA solutions, and then split to receive either a conventional wet HF dip ͑control͒ or an additional in situ HF vapor clean ͑HFV͒. During the HF vapor cleaning, the chamber is first pumped down to Ͻ10 Ϫ2 Torr. . Oxide thickness was determined using an n and k analyzer and was consistent with the thickness deduced from capacitance-voltage measurements. Finally, electrical characteristics and hot carrier stress were performed using an HP4156 semiconductor parameter analyzer.
Results and Discussion
Figure 1a displays the atomic force microscope ͑AFM͒ surface image of a fresh bare Si wafer. The surface roughness, root mean square ͑rms͒, is around ϳ0.06 nm. Figure 1b shows the AFM surface image of Si wafers after conventional RCA cleaning and wet HF-dipping ͑Control͒ while Fig. 1c shows the image after the additional new in situ HF vapor cleaning ͑HFV͒. The surface of the control sample (rms Ϸ 0.15 nm) is rougher than that of the HFV sample (rms Ϸ 0.1 nm). This resembles the results reported in Ref. 4 , which states that the oxide/Si interface is smoother for the same oxide thickness when grown with in situ native oxide removal.
The poly-Si/Si structures were fabricated to monitor the relative quantity of native oxide for the samples herein. Following conven-tional RCA cleaning, the samples were divided into one without a conventional wet HF dip ͑Native͒, one with a conventional wet HF dip ͑Control͒, one with an additional in situ HFV, and the poly-Si deposited sequentially without gate oxidation. Figure 2 presents secondary ion mass spectrometry ͑SIMS͒ measurements of the depth profiles of interfacial oxygen for the samples. The oxygen peak indicates the relative quantity of native oxide. Clearly, wafers processed through the HF vapor cleaning and poly-Si modules in sequence without exposure to the ambient have a very low oxygen interface ͑a native-oxide-free interface͒.
Figure 3a-c shows the leakage current ͑J-E͒ characteristics of gate oxides under ϪV g injection. HFV treated samples exhibited lower leakage current values than did their counterparts. The excessive leakage current in the other samples is attributed to the presence of intrinsic traps that exist before the oxide is stressed. These intrinsic traps are process-dependent, and thus, are strongly related to the presence of residual native oxide and local thinning in oxide. 17, 18 After in situ HF vapor cleaning, the native oxide is efficiently removed and a uniform gate oxide thickness can be obtained. Furthermore, in the low field region, the slope of J-E curve differs significantly for the control and HFV samples when compared to the dilute dry O 2 gate oxide, that is, HFV samples exhibit a lower slope than the control sample. Besides, as Fig. 3b and c shows, samples with gate nitrogen implantation exhibit a lower leakage current than do their counterparts. In the low field region, as displayed in Fig. 3c , the slope of the J-E curve is still different for implanted samples and control samples after HFV cleaning. The improvement and the difference of J-E curves are attributed to the incorporation of nitrogen into the gate oxide when nitrogen is implanted in the polysilicon gate.
The subthreshold swing of the HFV-ox ͑ϳ80 mV/decade͒ is better than that of the control-ox ͑ϳ90 mV/decade͒. Consequently, the interface trap density can be reduced, thus improving the carrier mobility of the deep submicrometer n-MOSFETs by an additional HF vapor cleaning before gate oxidation. Furthermore, the subthreshold swing of the Imp-ox ͑ϳ74 mV/decade͒ is better than that of the control-ox ͑ϳ90 mV/decade͒. Meanwhile, the subthreshold swing of the HFV-Imp-ox is also ϳ74 mV/decade. The interface trap density can be reduced and the carrier mobility of deep submicrometer n-MOSFETs improved by combining in situ HF vapor cleaning and gate nitrogen implantation. Figure 4a and b illustrates the Q bd characterization of samples under Ϫ1 mA/cm 2 injection. The capacitor area is 50 ϫ 50 m. The Q bd value is calculated by counting stress time before soft breakdown of the gate oxide begins. Q bd is clearly improved by HF vapor cleaning. This improvement is attributed to the removal of native oxide and dramatic reduction of the intrinsic trap 17 in the gate oxide. Besides, Q bd is also improved by nitrogen implantation. The samples combining HF vapor clean and nitrogen implantation have the best Q bd values. Notably, both the drain current and transconductance of the HFV samples are higher than those of the control samples. Furthermore, the carrier mobility in the channel of MOSFET is well known to be governed by individual contributions from phonons, channel doping impurities, and interface roughness. Coulomb scattering is dominated by doping impurities in low-field areas and dominated by interface roughness in high-field areas. 4, 16, 19 In a deep submicrometer n-MOSFET, the transverse electric field ͑that is, the field orthogonal to the gate oxide interface͒ attains values higher than 1 MV/cm, and the energy levels of the channel electrons are strongly quantized even at room temperature, while scattering with surface imperfections degrades electron mobility. Since the typical effective electric field at the threshold is close to or higher than 0.5 MV/cm, the mobility of today's MOSFET is always surface roughness-limited. 19 For the control samples, as gate oxide is grown native oxide residues will introduce nonuniform oxide thickness and increase interface roughness, sacrificing the mobility of modern deep submicrometer devices. 18 Consequently, the drain current and transconductance are both degraded, and thus an additional in situ HF vapor cleaning and transferring of wafers in the closed ambient can reduce native oxide regrowth and possibly enhance surface roughness. This change will significantly improve the performance of the device. Notably, both the drain current and transconductance of the implanted samples are higher than those of the control samples, a feature that is attributed to the incorporation of nitrogen in the implanted samples.
7-10 Figure 7 shows the SILC of MOS capacitors under Ϫ5 mA/cm 2 injection ͑Fowler-Nordheim, F-N, stressing͒. F-N stressing will lead to trap generation, causing reliability problems in the device. 20 Additionally, during F-N stressing, a conductive filament forms locally and is grown in the oxide causing SILC conduction. 21, 22 The SILC is lower for samples with nitrogen implantation. Furthermore, for HF vapor cleaned samples, since the native oxide and the associated intrinsic traps contained in the oxide before stress are efficiently removed smooth interface and uniform oxide can be obtained. The stress induced leakage current of those samples is reduced dramatically, and combination of HF vapor cleaning and nitrogen implantation significantly reduces the SILC. Figure 8 illustrates G m degradation in 0.35 m n-MOSFET devices under drain avalanche hot carrier stress at V ds ϭ 3.3 V, V gs ϭ 1.15 V. G m degradation is significantly improved with the nitrogen implantation, consistent with previous reports.
9,10 Figure 8 also reveals that HF vapor cleaning can improve the hot carrier immunity of n-MOSFET, an improvement that is attributed to the efficient native oxide removal with the subsequent growth of a high quality and reliable ultrathin gate oxide. The combination of HF vapor clean and nitrogen implantation will achieve the best hot carrier immunity. Figure 9 presents the I cp of devices studied herein. The gate length/width of the n-MOSFET used herein was 5/20 m, while the measurement frequency was 1 MHz, the amplitude 1.5 V, and source and drain were ground during measurement. The magnitude of the charge pumping current is directly correlated to interface state density (N it ) in the fresh ͑nonstress devices͒. Meanwhile, the pumping current for the HF vapor cleaned sample is lower than that of the HF dip. Consequently, the interface state density is reduced after HF vapor cleaning, and the interface state density is further reduced by nitrogen implantation. Nitrogen implantation thus suppresses interface generation. This result can be explained by a reduction of highly strained bonds in the oxide films, which can be accomplished owing to the different bonding requirements of segregated nitrogen, as reported by other nitridation techniques. 10 The existence of native oxide in very thin gate oxide causes integrity degradation because the thickness ratio of the native oxide to net thermal oxide increases as the gate oxide becomes thinner. The thickness of the preoxide in the net thermal oxide must be minimized. 23 In the case of controlox, the thickness ratio of native oxide to net thermal oxide significantly exceeds than that of HFV-ox, as displayed in Fig. 2 . This phenomenon degrades the interface of the gate oxide. If nitrogen implantation is applied without the combination of HF vapor cleaning ͑Imp-ox͒, the integrity of the gate oxide will still be degraded because of the existence of native oxide in the thin gate oxide. As 9 shows, the pumping current is reduced and reaches its minimum after combining nitrogen implantation and HF vapor cleaning. Dopant ͑As͒ penetration from the polysilicon gate to the substrate was also investigated herein. Figure 10a and b shows the SIMS depth profiles of nitrogen and arsenic atoms in the control and implanted samples. The nitrogen atoms were piled up in the polysilicon bulk and at the gate oxide/silicon substrate interface in implanted samples. Meanwhile, nitrogen atoms were reported to be able to suppress dopant ͑boron͒ penetration from the polysilicon gate to the silicon substrate by the interface and bulk effect. 8, 12 Interface effects include the modification of dopant segregation into the gate oxide, or a pileup of nitrogen atoms at the poly/oxide interface. An example of a bulk effect is a reduction of dopant ͑boron͒ diffusivity within the polysilicon bulk. 8 Here, nitrogen was implanted into undoped polysilicon before implantation of the gate electrode dopant ͑arsenic, 30 keV, 3 ϫ 10 15 cm Ϫ2 ͒. A high temperature furnace annealing ͑850°C for 30 min͒ was then done to drive the nitrogen ͑together with the arsenic͒ to the gate oxide interface, thus reducing the concentration of nitrogen ͑and arsenic͒ in the bulk of polysilicon. Figure 10a and b shows that, in the implanted sample, the arsenic peak nearly coincides with the nitrogen peak in the bulk of polysilicon. Possibly, nitrogen within the polysilicon bulk is primarily responsible for the suppressing dopant ͑ar-senic͒ penetration, thus reducing levels of arsenic released into the gate oxide. Consequently, device performance is improved, as shown in Fig. 5b .
The use of oxynitrides has been proposed as a diffusion barrier to dopant ͑boron͒ penetration into the channel. However, since nitrogen incorporation occurs at the bottom gate of the oxide/substrate interface, dopant ͑boron͒ can still enter and degrade the dielectric at the top polysilicon/gate oxide interface. 8 In the case of nitrogen implantation, the nitrogen is introduced into the polysilicon gate and is more effective in suppressing the dopant atom diffusion ͑herein, arsenic͒ into the gate oxide. This significantly improves the J-E, I d , G m , Q bd , interface state density, and hot carrier reliability for the oxynitride.
Conclusions
This study demonstrates a high performance and reliable deep submicrometer n-MOSFET with ultrathin gate oxide prepared by combining nitrogen gate electrode implant and native-oxide-free in situ HF vapor preoxidation cleaning. Additional in situ HF vapor cleaning and transferring of wafers in the closed ambient can reduce the regrowth of native oxide and improve the surface roughness. The improved reliability and performance are attributed to the smooth interface and reduced As incorporation in the gate oxide resulting from HF vapor cleaning and nitrogen implantation, respectively. The results presented herein also indicate that the performance and reliability, including the leakage current of ultrathin gate oxide, drain current (I d ), G m , charge pumping current (I cp ), SILC, Q bd , interface state density, and hot carrier reliability of n-MOSFETs are all significantly improved. 
